RENESAS HD74LV574A

Octal D-type Flip-Flops with 3-state Outputs

REJ03D0520-0100 Rev.1.00 Feb. 01, 2005

Description

The HD74LV574A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D inputs will be retained at the outputs until clock input returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features

- $V_{CC} = 2.0 \text{ V}$ to 5.5 V operation
- All inputs V_{IH} (Max.) = 5.5 V (@V_{CC} = 0 V to 5.5 V)
- All outputs V_0 (Max.) = 5.5 V (@V_{CC} = 0 V)
- Typical V_{OL} ground bounce < 0.8 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.3 V (@V_{CC} = 3.3 V, Ta = 25° C)
- Output current $\pm 8 \text{ mA}$ (@V_{CC} = 3.0 V to 3.6 V), $\pm 16 \text{ mA}$ (@V_{CC} = 4.5 V to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package	Taping Abbreviation
		(Previous Code)	Abbreviation	(Quantity)
HD74LV574AFPEL	SOP-20 pin (JEITA)	PRSP0020DD-B (FP-20DAV)	FP	EL (2,000 pcs/reel)
HD74LV574ATELL	TSSOP-20 pin	PTSP0020JB–A (TTP–20DAV)	Т	ELL (2,000 pcs/reel)

Function Table

	Inputs							
ŌĒ	CLK	D	Output Q					
Н	Х	Х	Z					
L	\uparrow	L	L					
L	\uparrow	Н	Н					
L	\downarrow	Х	Q ₀					

Note: H: High level

L: Low level


X: Immaterial

Z: High impedance

Q0: Output level before the indicated steady state input conditions were established.



Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V _{CC}	-0.5 to 7.0	V	
Input voltage range*1	VI	-0.5 to 7.0	V	
Output voltage range*1, 2	Vo	–0.5 to V _{CC} + 0.5	V	Output: H or L
		-0.5 to 7.0		V _{CC} : OFF or Output: Z
Input clamp current	I _{IK}	-20	mA	V ₁ < 0
Output clamp current	I _{ОК}	±50	mA	$V_0 < 0$ or $V_0 > V_{CC}$
Continuous output current	I _O	±35	mA	$V_{O} = 0$ to V_{CC}
Continuous current through V_{CC} or GND	I _{CC} or I _{GND}	±70	mA	
Maximum power dissipation at	PT	835	mW	SOP
Ta = 25°C (in still air)* ³		757		TSSOP
Storage temperature	Tstg	-65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The maximum package power dissipation was calculated using a junction temperature of 150°C.



Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V _{CC}	2.0	5.5	V	
Input voltage range	VI	0	5.5	V	
Output voltage range	Vo	0	Vcc	V	H or L
		0	5.5		High impedance state
Output current	I _{OH}		-50	μA	$V_{CC} = 2.0 V$
			-2	mA	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
			-8		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
			-16		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
	I _{OL}	_	50	μA	$V_{CC} = 2.0 V$
			2	mA	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
			8		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
		_	16		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
Input transition rise or fall rate	$\Delta t / \Delta v$	0	200	ns/V	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
		0	100		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
		0	20		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
Operating free-air temperature	Та	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

DC Electrical Characteristics

Ta = -40 to $85^{\circ}C$

Item	Symbol	V _{CC} (V)*	Min	Тур	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.0	1.5	_	—	V	
		2.3 to 2.7	$V_{CC} \times 0.7$	—	—		
		3.0 to 3.6	$V_{CC} imes 0.7$	—	—		
		4.5 to 5.5	$V_{CC} imes 0.7$	—	—		
	VIL	2.0	—	—	0.5		
		2.3 to 2.7	—	—	$V_{CC} \times 0.3$		
		3.0 to 3.6	—	—	$V_{CC} \times 0.3$		
		4.5 to 5.5	—	—	$V_{CC} \times 0.3$		
Output voltage	V _{OH}	Min to Max	V _{CC} – 0.1	—	—	V	I _{OH} = -50 μA
		2.3	2.0	—	—		$I_{OH} = -2 \text{ mA}$
		3.0	2.48	—	_		$I_{OH} = -8 \text{ mA}$
		4.5	3.8	—	—		$I_{OH} = -16 \text{ mA}$
	V _{OL}	Min to Max	—	—	0.1		I _{OL} = 50 μA
		2.3	—	—	0.4		$I_{OL} = 2 \text{ mA}$
		3.0	—	—	0.44		I _{OL} = 8 mA
		4.5	—	—	0.55		I _{OL} = 16 mA
Input current	l _{iN}	0 to 5.5	—	—	±1	μΑ	$V_{IN} = 5.5 V \text{ or GND}$
Off-state output	I _{OZ}	5.5	—	—	±5	μΑ	$V_0 = V_{CC}$ or GND
current							
Quiescent supply	Icc	5.5	—	—	20	μA	$V_{IN} = V_{CC}$ or GND, $I_O = 0$
current							
Output leakage current	I _{OFF}	0	—	-	5	μA	V_1 or $V_0 = 0$ to 5.5 V
Input capacitance	CIN	3.3	_	2.9	_	pF	$V_I = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.



Switching Characteristics

 $V_{CC}=2.5\pm0.2~V$

		Т	a = 25°	С	Ta = -40	to 85°C		Test	FROM	то
ltem	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	t _{max}	60	105	_	50	—	MHz	C _L = 15 pF		
frequency		50	85	-	40	—		C _L = 50 pF		
Propagation	t _{PLH}		9.7	16.6	1.0	20.0	ns	C _L = 15 pF	CLK	Q
delay time	t _{PHL}	_	11.8	19.6	1.0	23.0		C _L = 50 pF		
Enable time	t _{ZH}	_	8.9	16.1	1.0	19.0	ns	C _L = 15 pF	ŌĒ	Q
	t _{ZL}	_	10.9	19.0	1.0	22.0		C _L = 50 pF		
Disable time	t _{HZ}		6.3	12.8	1.0	15.0	ns	C _L = 15 pF	ŌĒ	Q
	t _{LZ}	—	8.2	17.5	1.0	20.0		C _L = 50 pF		
Setup time	t _{SU}	5.5	—	—	5.5	—	ns		Data befor	re CLK ↑
Hold time	t _h	2.0	_	—	2.0	_	ns		Data after	CLK ↑
Pulse width	t _w	7.0	—	—	7.0	_	ns		CLK: "H" o	or "L"

 $V_{CC}=3.3\pm0.3~V$

		Та	a = 25°	С	Ta = -40	to 85°C		Test	FROM	то
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	t _{max}	80	150		70	—	MHz	C _L = 15 pF		
frequency		55	110	_	50	—		C _L = 50 pF		
Propagation	t _{PLH}	_	6.8	13.2	1.0	15.5	ns	C _L = 15 pF	CLK	Q
delay time	t _{PHL}	_	8.3	16.7	1.0	19.0		$C_L = 50 \text{ pF}$		
Enable time	t _{ZH}		6.3	12.8	1.0	15.0	ns	$C_L = 15 \text{ pF}$	ŌĒ	Q
	t _{ZL}	—	7.7	16.3	1.0	18.5		$C_L = 50 \text{ pF}$		
Disable time	t _{HZ}	_	4.7	13.0	1.0	15.0	ns	$C_L = 15 \text{ pF}$	ŌĒ	Q
	t _{LZ}	_	5.9	15.0	1.0	17.0		C _L = 50 pF		
Setup time	t _{SU}	3.5	_	_	3.5	—	ns		Data befor	re CLK ↑
Hold time	t _h	1.5			1.5	_	ns		Data after	CLK ↑
Pulse width	tw	5.0	_		5.0	_	ns		CLK: "H" c	or "L"

 $V_{CC}=5.0\pm0.5~V$

		Т	a = 25°	С	Ta = -40	to 85°C		Test	FROM	то
ltem	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	t _{max}	130	205	_	110	—	MHz	C∟ = 15 pF		
frequency		85	170	—	75	—		C _L = 50 pF		
Propagation	t _{PLH}	—	4.9	8.6	1.0	10.0	ns	C _L = 15 pF	CLK	Q
delay time	t _{PHL}	—	5.9	10.6	1.0	12.0		C _L = 50 pF		
Enable time	t _{ZH}	—	4.6	9.0	1.0	10.5	ns	C _L = 15 pF	OE	Q
	t _{ZL}	—	5.5	11.0	1.0	12.5		C _L = 50 pF		
Disable time	t _{HZ}	—	3.4	9.0	1.0	10.5	ns	C∟ = 15 pF	ŌĒ	Q
	t _{LZ}	—	4.0	10.1	1.0	11.5		C _L = 50 pF		
Setup time	t _{SU}	3.5	_	_	3.5	—	ns		Data befo	re CLK ↑
Hold time	t _h	1.5		_	1.5	_	ns		Data after	CLK ↑
Pulse width	t _w	5.0	_	_	5.0	—	ns		CLK: "H" (or "L"

Output-skew Characteristics

$C_L = 50 \text{ pF}$

			Ta = 25°C		Ta = -40	to 85°C	
Item	Symbol	$V_{CC} = (V)$	Min	Мах	Min	Max	Unit
Output skew	t _{sk (O)}	2.3 to 2.7	—	2.0	—	2.0	ns
		3.0 to 3.6	—	1.5	—	1.5	
		4.5 to 5.5	_	1.0	—	1.0	

Note: Skew between any outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

Operating Characteristics

 $C_L=50\;pF$


			Ta = 25°C				
Item	Symbol	$V_{CC} = (V)$	Min	Тур	Max	Unit	Test Conditions
Power dissipation capacitance	C _{PD}	3.3	_	21.1		pF	f = 10 MHz
		5.0		22.8			

Noise Characteristics

 $C_L = 50 \ pF$


				Ta = 25°C			
ltem	Symbol	$V_{CC} = (V)$	Min	Тур	Max	Unit	Test Conditions
Quiet output, maximum dynamic V _{OL}	V _{OL (P)}	3.3	_	0.6	0.8	V	
Quiet output, minimum dynamic V _{OL}	V _{OL (V)}	3.3	—	-0.5	-0.8	V	
Quiet output, minimum dynamic V _{OH}	V _{OH (V)}	3.3	—	2.9	—	V	
High-level dynamic input voltage	V _{IH (D)}	3.3	2.31	—	—	V	
Low-level dynamic input voltage	V _{IL (D)}	3.3	_	—	0.99	V	

Test Circuit






HD74LV574A




4. Waveform–B is for an output with internal conditions such that the output is high except when disabled by the output control.



Package Dimensions







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. ar a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information before making a final decision on the applicability of the information and products. Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information actual system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured for use in a device or system that is used under circumstanc

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com